Ask
Login
TAGGED IN

Digital System Design

Follow this tag to get notifications whenever a new post is added

ALL TAGS
1
vote
0
answers
4.9k
views
0
answers
Design Full Subtractor using PLA.
digital system design updated 2.4 years ago by teamques10 ★ 65k
0
votes
0
answers
2.3k
views
0
answers
Differentiate between IC 7490, IC 7492, IC 7493.
digital system design updated 2.4 years ago by teamques10 ★ 65k
0
votes
0
answers
255
views
0
answers
Moore state diagram
digital system design updated 2.1 years ago by ms123luv875 • 20
0
votes
0
answers
259
views
0
answers
Mealy type sequence detector
digital system design updated 2.1 years ago by ms123luv875 • 20
0
votes
0
answers
774
views
0
answers
Design a 8 bit up counter using 74163, draw the circuit diagram & explain its working.
digital system design updated 2.1 years ago by RakeshBhuse • 3.2k
0
votes
0
answers
363
views
0
answers
Implement the following Boolean equations single 8:1 MUX and few logic gates:
digital system design updated 2.3 years ago by pedsangini276 • 4.8k
0
votes
0
answers
1.2k
views
0
answers
Using one's and two compliment methods perform (52)10-(18)10
digital logic design digital system design updated 2.4 years ago by pedsangini276 • 4.8k
0
votes
0
answers
444
views
0
answers
Write a note on Magnitude Comparator
digital system design updated 2.4 years ago by sagarkolekar ★ 11k
0
votes
0
answers
2.3k
views
0
answers
Design MOD-12 Counter using IC 7493 and logic gates.
digital system design updated 2.4 years ago by teamques10 ★ 65k
0
votes
0
answers
436
views
0
answers
Differentiate between signal and variable
digital system design updated 2.4 years ago by teamques10 ★ 65k
0
votes
0
answers
486
views
0
answers
Create VHDL code for Implementation of 4:1 MUX using two different architecture modelling styles.
digital system design updated 2.4 years ago by teamques10 ★ 65k
0
votes
0
answers
673
views
0
answers
Write a VHDL code for 3:8 decoder with active low output.
digital system design updated 2.4 years ago by teamques10 ★ 65k
0
votes
0
answers
1.3k
views
0
answers
Construct ASM chart of sequence detector which detect the sequence 1001. The output Z becomes 1 along with the last correct bit of the sequence.
digital system design updated 2.4 years ago by teamques10 ★ 65k
0
votes
0
answers
329
views
0
answers
Digital system design
digital system design updated 2.5 years ago by vasika2337 • 10
0
votes
0
answers
1.3k
views
0
answers
Design a MOD 61 up counter using IC 74163 and explain its working.
digital system design updated 2.4 years ago by teamques10 ★ 65k
0
votes
0
answers
631
views
0
answers
Write a VHDL code for state diagram given below
digital system design updated 2.4 years ago by teamques10 ★ 65k
0
votes
0
answers
489
views
0
answers
Analyse the sequential circuits shown below. Derive the excitation equation transition table and state diagram.
digital system design updated 2.4 years ago by teamques10 ★ 65k
0
votes
0
answers
574
views
0
answers
Evaluate the value of output variable for following signal declarations.
digital system design updated 2.4 years ago by teamques10 ★ 65k
0
votes
0
answers
813
views
0
answers
Design a counter which counts the count from 3 to 12 using IC 74163.
digital system design updated 2.4 years ago by teamques10 ★ 65k
0
votes
0
answers
624
views
0
answers
Draw the data unit for following RTL description
digital system design updated 2.4 years ago by teamques10 ★ 65k
0
votes
0
answers
471
views
0
answers
Eliminate redundant states and draw reduced state diagram
digital system design updated 2.4 years ago by teamques10 ★ 65k
0
votes
0
answers
742
views
0
answers
Analyze the clocked synchronous machine given below. Write excitation equations, transition table and state/output table. Also draw the state diagram
digital system design updated 2.4 years ago by teamques10 ★ 65k
0
votes
0
answers
831
views
0
answers
Shown below is the state table for sequential machine, using implication chart method, eliminate redundant states and obtain minimized state diagram.
digital system design updated 2.4 years ago by teamques10 ★ 65k
0
votes
0
answers
383
views
0
answers
Design a mod 10 synchronous down counter useing jk flipflop
digital system design updated 2.5 years ago by www.subhajyotipal1685 • 10
<prev • 24 results • page 1 of 1 • next >